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ABSTRACT 
Irradiated MOS capacitors usually display an increase in 
positive oxide charge and Si-Si02 interface state density The in- 
fluence of substrate dopants and oxide thickness on these radiation 
induced effects has been investigated. MOS capacitors were constructed 
from P-doped substrates (B, Al, In, Ga) and varied in oxide thickness 
o 2.6 
from 20-1500 A. The substrate dopant concentrations were around 10 
to 10  cm . The oxide was grown at 925°C utilizing a wet oxygen 
growth technique. The capacitors were exposed to a Co <r radiation 
source at a dose of 10 Rads and at a dose rate of 10 Rads/hour. 
Changes in oxide charge were identified by defining an 
effective oxide charge density and correlating this to changes in 
flatband voltage. Any increase in the Si-SiO~ interface state density 
was determined by utilizing Berglund's low frequency capacitance tech- 
nique and Nicollian and Goetzberger's conductance technique. 
The necessary C-V and G/&-V data were obtained by two measur- 
ing systems. The Boonton bridge system was utilized for thin oxide 
o 
studies (t < 100 A). For thicker oxides, a lock-in system proved suc- 
cessful. Both systems are discussed with emphasis on the operation and 
calibration procedure of the lock-in system. 
This study reveals there is no influence of the substrate 
dopant on irradiated MOS capacitors. For all irradiated thick oxide 
capacitors, the surface state density increased approximately an order 
of magnitude. A significant post irradiated flatband voltage shift in- 
dicated an increase in the positive oxide change. 
1 
Little increase in surface state density and oxide charge 
density was found for thin oxide capacitors. Tunnelling of carriers 
through the oxide and stoichicmetric differences account for this ob- 
served effect. A simple model is proposed far the oxide charge build- 
up in thick oxide capacitors and good quantitative agreement is obtained. 
1.0 Introduction 
The advent of planar silicon technology and its increased 
usage in integrated circuits prompted a new study of the effects of 
ionizing radiation on devices and primarily their surfaces. Upon ex- 
posure to ionizing radiation the passivating oxide layer undergoes a 
transformation which adversly affects device performance. Such results 
in an increase in reverse current and junction capacitance of the planar 
diode, a reduction in current gain of the bipolar transistor, and a de- 
crease in transconductance and a shift in characteristics of the 
M0SFE7T.  These degradations, which are the result of a positive space 
charge formation within the SiO- and an increase in the Si-Si02 inter- 
face state density, must be minimizied to insure reliable device opera- 
tion in an ionizing radiation environment. 
Present emphasis on radiation hardening SiO^ has been directed 
at empirically doping the oxide with impurities such as chromium or 
2 3 
aluminum. '  There is, however, speculation as to the cause of the pos- 
itive 'space charge and the increase in surface state density. 
This thesis provides initial data on radiation hardening SiO- 
utilizing different substrate dopants and oxide thicknesses. The MOS 
capacitor is ideally suited for this study because of its simplicity, 
ease of fabrication, and the sensitivity of its capacitance - versus - 
bias (C-V) and conductance - versus - bias (G-V) characteristics. The 
measured effect of ionizing radiation on MOS capacitors and a review of 
the device physics are presented in Chapter 2. 
Capacitors were constructed from P-type dopants (B, Al, In, Ga) 
fin fi 
and exposed to a Co  radiation source at a dose of 10 rads. The 
4 
change in surface state density was determined using Berglund's low 
5 
frequency capacitance technique and Nicollian and Goetzberger's con- 
ductance technique. The experimental C-V and G-V data were obtained by 
utilizing a Lock-In amplif ier in phase sensitive detection and a Boonton 
bridge. Both measurement systems are analyzed in Chapter 3. 
The experimental results are discussed in Chapter 4. Differ- 
ently doped substrates have no effect on minimizing radiation damage. 
Oxide thickness, however, was found to be an important parameter in 
minimizing the induced oxide charge. A model is presented which 
accounts for the oxide charge build-up. Good quantitative agreement 
o 
is obtained for thick oxides (> 100 A). For thinner oxides, stoichio- 
metric differences and tunnelling properties account for a noted dis- 
crepancy. 
2.0 Theoritical Considerations 
2.1 MDS Capacitor Physics 
The MOS capacitor, shown in Fig. 1, consists of a doped sub- 
strate over which an oxide is thermally grown. For an ideal MOS capa- 
citor, the metal semiconductor work function difference, oxide charge 
and surface state density are assumed to be zero. Evaporated front and 
back metal contacts enable an external voltage to be applied. The sub- 
strate surface carrier concentrations are strongly influenced by both 
the magnitude and polarity of the applied bias, V, as shown in Fig. 2. 
Restricting the analysis to a P-doped substrate, a negative 
bias causes the semiconductor bands to bend upwards resulting in an 
accumulation of holes at the Si-Si02 interface as shown in Fig. 2A, and 
a small signal oxide capacitance, C . A positive bias bends the semi- 
conductor bands downward, depletes the substrates surface of holes, and 
forms a space charge region in the substrate. This condition is illus- 
trated in Fig. 2B. Further increasing the magnitude of the positive 
bias eventually forces the intrinsic level to cross the fermi level. 
This results in a high electron concentration at the substrate surface 
and a maximum depletion width which is shown in Fig. 2C. The model of 
the ideal capacitor consists of C  in series with a space charge 
capacitance, C , yielding the ideal C-V curve as shown in Fig. 3. The 
surface potential, V * is defined as the total voltage drop across the 
substrate. For zero surface potential the device capacitance is refer- 
red to as the flatband capacitance C.,R; 
METAL 
OXIDE 
SUBSTRATE 
/////////// 
Fig. 1   MDS Capacitor. 
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Fig. 3 Ideal MDS capacitor circuit model and C-V characteristic. 
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CpB= 6i (1) 
bptfJ 
Where ^i= the permittivity of Si02, € =  the permittivity of silicon, 
t = the oxide thickness, k=Boltmann's constant, T=absolute temperature, 
P =the bulk carrier concentration, and q=the electronic charge. 
Practical MOS capacitors have a non-zero metal-semiconductor 
work function difference, and an appreciable oxide and surface state 
charge. These characteristics manifest themselves in a shift of the 
ideal C-V curves along the bias axis by the flatband voltage, 
V
-3=0ms- X 
(x)dx-Qss (2) 
1
  ^  C~  /   (—>J     Cox ox 
where0 = the metal semiconductor work function difference, P(x)= an 
arbitraryoxide charge distribution^ and--Q — thecharged surface states. 
ss 
The ideal capacitor curves are modified by the effects of sur- 
face states. Although it has been shown experimentally there exists a 
continuim of states within the band gap, for its inherent simplicity a 
single level state represented by a series R-C network is considered. 
The related equivalent circuit is shown in Fig. 4A where C = the capa- 
citance and G = the conductance of the surface state. More complicated 
5 
circuits are discussed in the literature.  Transformation of the series 
R-C network into a parallel branch produces the model shown in Fig. 4B. 
Several techniques for determining surface state information from this 
model have been developed. Discussed in Appendix A are Berglund's low 
Cox 
Csc 
f 
Css 
Gss 
Fig. 4A MOS capacitor circuit model with series 
representation of a surface state. 
Cox 
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Csc <7    wCss 
!+w2x2 
Fig. 4B IOS capacitor circuit model with parallel 
representation of a surface state. 
10 
frequency capacitance and Nicollian and Goetzberger's conductance 
techniques. 
2.2 Effect of Ionizing Radiation on MDS Capacitors 
Exposure to ionizing radiation of energy greater than the 
band gap of SiO,, creates hole-election pairs throughout the oxide as 
illustrated in Fig. 5. Subsequent trapping of holes within the oxide 
and the ability of electrons to drift out are thought responsible for 
a positive space charge formation in the oxide. Acconpanying the in- 
crease in fixed positive oxide charge is usually an increase in the 
6—8 
Si-SiO? interface state density.    The cause of these effects, how- 
ever, is not well understood. The positive oxide charge shifts the 
C-V and /(*) -V curves toward more negative bias values. The increased 
interface state density produces a distortion of the high frequency and 
a dispersion of the low frequency C-V curves and an increase in the 
magnitude of the /Cu-V curves. 
Theexistence ofhole traps within SiO- hasbeensupported by 
9 
photoemxssion studies on MDS capacitors. Goodman studied the photo- 
emission of holes from the silicon substrate into the silicon dioxide 
and reported that only transient photo currents were observed. He has 
concluded from energy barrier studies that trapped positive charge ex- 
-10  2 ists within the oxide. His results indicate ML T7  < 10  cm /V where 
/U,j  = the mobility and ^ = the mean lifetime of holes. The trapped 
charge could be freed thermally or by tunnelling between the trapping 
site and normally filled silicon valence states. 
Photoemission studies of electrons from the silicon substrate 
into the oxide have provided some initial data on electron trapping in 
11 
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Fig. 5 Hole-electron pair production in 
irradiated SiO-. 
12 
SiCL. Williams   found deep electron traps lying 2ev below the Si02 
14  3 
conductance band edge in concentrations of about 3 x 10 /cm . The 
presence of these traps do not seriously inpede the flow of electrons 
through the oxide. The trapped electrons were found to be stable against 
thermal ionization but are ionized by visible light. Goodman  has re- 
—9 2 
ported /CicTe^2  x 10 cm /V where^ = the mobility and?e = the roean life- 
time of electrons. The ratio of electron to hole products suggests 
the electrons are not trapped as easily as are the holes. These photo- 
emission studies support hole trapping and space charge formation in 
Si02 upon irradiation. 
Several models were proposed to explain this trapping process. 
12 For example, Revesz  has suggested that the hole traps are an intrinsic 
property of the Si-0 bond. Under irradiation, Si02 undergoes significant 
structural changes which are primarily due to the increase in the If 
-bonding character of the Si-0 bond. This results in densification of 
Si02 and changes in bond polarizability. The: increased It -bonding is 
confined to Si-0 ring configurations and, therefore, not localized in 
position. Under irradiation, electrons are promoted to the continuous 
O" * bond and holes are created in the O" or valence bond. These 
o" holes are then transferred to the more energically favorable If 
bonds which prevent hole motion. The holes are trapped at the T level 
while the electrons are free to drift out of the oxide. If electron 
traps are artifically introduced into the oxide, charge separation and 
subsequent positive space charge formation is prevented. Chromium doped 
oxides observed were found to be relatively immune to ionizing radiation. 
This radiation hardness is a direct consequence of the insertion of 
13 
electron traps located at 3.4 and 3.6 below the SiO_ conductance bond 
as reported by Peel and Eden . 
14 
3.0   Experimental Procedure 
3.1 Device Fabrication 
A similar fabrication procedure was followed for all samples. 
The various oxides were grown on differently doped silicon wafers. Table 
1 summarized the individual sample properties. All wafers were initially 
chemically cleaned and stean oxidized to 4000 A thickness in an rf induc- 
tion heated vertical furnace. This initial oxide was removed, the sub- 
strate etched in HF, boiled in HNO^, etched again in HF and stean oxidiz- 
o 
ed to 2000 A thickness. This second oxide was removed and the final 
steam oxides grown at 925°C as before. Front contacts of Al were then 
_7 
deposited by resistance evaporation in an ion-pump vacutjm system at 10 
Terr. Evaporated Al contacts were deposited on the back of the wafers. 
All devices displayed reproducible electrical characteristics before and 
after irradiation. 
3.2 Measurement Systems 
Capacitance and conductance data were obtained by two different 
o 
measuring systems. For the thin oxide capacitors (t <100 A), the con- 
ventional Boonton capacitance bridge system was utilized. This system 
is relatively immune to a large device conductance produced by tunnell- 
ing of carriers through thin oxides. For thicker oxides, tunnelling is 
negligible which enabled the lock-in system to be utilized. The theory 
of operation and the limitations of both systems are discussed in the 
following. 
A conventional bridge system is shown in Fig. 6. The d.c. 
bias is supplied by a ramp generator and applied across the MOS sample 
via the Boonton bridge. The bias is monitored by an H.P. 3480-A digital 
volt meter. To prevent the loading effects of the input impedance 
15 
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16 
of the H.P. meter on the MDS sample, a Keithley 610 electrometer was 
inserted. The a.c. test signal is internally generated within the 
bridge and monitored by a frequency counter and oscillascope. The 
amplitude of the a.c. signal was less than 15 mV. The frequency of the 
test signal was limited between the values of 5kHz and lMhz and seme- 
times may not be low enough in frequency for an accurate surface poten- 
tial and surface state determination. The comparatively long time to 
complete a data set and the restriction in frequency range resulted in 
using the bridge system for only thin oxide studies. 
o 
For thicker oxides (t > 100 A) the lock-in system shown in 
ox -* 
Fig. 7 offers advantages over the bridge system. The frequency range, 
(10 Hz - 210kHz) reduces the error in evaluating surface state density 
and surface potential using Berglund's technique. System calibration, 
however,is crucial to insure the smallest error in C-V and G-V measure- 
ments. The operation and calibration procedure of this system is now 
discussed. 
The heart of this system is the lock-in amplifier which pro- 
duces a d.c. output voltage proportional to the in-phase or quadrature 
component of an a.c. input voltage with respect to an a.c. reference 
voltage. The operation of the lock-in amplifier is discussed in detail 
in Appendix B. An a.c. reference signal is externally generated in a 
PAR 110 oscillator. Resistor Rl insures a small oscillator source re- 
sistance which supplies a constant reference voltage far varying device 
loads. This voltage is applied across the reference input of the lock- 
in amplifier and the series ccmbination of the MDS capacitor and the 
input resistance of the PAR 184 current sensing amplifier. The d.c. 
17 
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bias is supplied by a ramp generator with an external bias resistor Rb. 
Capacitor Cb prevents the d.c. bias frcm shorting to ground through Rl. 
The a.c. voltage developed across the sample produces in-phase and quad- 
rature current components proportional to the conductance and capacitance 
of the MOS sample. These orthogonal current components produce a voltage 
across the low input impedance of the current sensing amplifier which is 
then amplified and applied to the lock-in amplifier as the input signal. 
The d.c. output of the lock-in amplifier is proportional to the samples 
capacitance or conductance and is recorded as a function of the d.c bias 
on a H.P. 7004-B x-y recorder. A typical set of device curves is shown 
in Fig. 8. 
The transfer function relating the reference signal V. to the 
input current I? of the current amplifier is 
X2 = Zl (3.2.1) 
Vl  ((Rs+Zm)+Zb(l4Rs/VZn/1Rb)) (Z1+R) 
where 
1^ = 10M-A. 
R = 100 JL s 
R = oscillators Thevenin resistance^5-A- 
Z, = impedance of coupling capacitor = 1/j ( wC,) 
Zl = Zb + Rb || (Zm+Rs) 
Zm = impedance of MDS sample =(G +jwC ) ~ =lAm 
Under all conditions R^Z., R ss R. and Z . The transfer function l  s>N t>    m 
simplifies to 
f i+w^> (3-2-2) 
19 
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Far minimum influence of the system components 
Zb(Yn+l/Rb)«l (3.2.3) 
is desirable. 
Equation (3.2.3) is satisfied for thick oxides and equation (3.2.2) 
simplifies to 
^ - V^m (3.2.4) 
Solving equation (3.2.4)  for I,,  (t) with V,   (t)  = cos U) t 
yields 
I2 = A cos    (Cut   +G) (3.2.5) 
4s>?+ <c» where A=1/,G,?+    (C )2 (3.2.6) m 
0 *   tan-1    (cy  (G/U) )) (3.2.7) 
The unknown lock-in input signal is linearly related to I_  (t): 
V2(t) = K I2(t), (3.2.8) 
where K = gain of current amplifier. 
The output of the lock-in amplifier is 
VQ = Acos(0-0), (3.2.9) 
where 0 = lock-in phase angle. 
Calibration of this system requires adjusting 0 so as to 
measure only the conductive (0*O) or capacitive (0=90°) component of 
the input signal. The MOS sample is replaced by a standard 100 pf. 
air capacitor during capacitance calibration. Since G/i/ =0, ^= T/2 
(equation (3.2.7)). 0 is then adjusted for maximum lock-in output which 
21 
occurs for 0 = T/2. The normalizied capacitance signal, C, vs. 0 for 
various conductances G/UJ  is shown in Fig. 9. The maximum output signal 
of the lock-in amplifier occurs for a large range of 0 for G/V =0. 
Obtaining an accurate 0 requires a conductance to be inserted in parallel 
with the standard capacitance. Readjusting 0 to regain the previous 
output signal of the look-in amplifier assures an accurate phase setting. 
Conductance calibration requires 0=0; therefore, a standard 
capacitor is substituted for the MOS sample and 0 readjusted until all 
quadrature components are nulled (zero lock-in output). Stray and sample 
holder capacitance are compensated by adjusting the zero suppress control 
on the lock-in amplifier. 
The above procedure provides a phase angle resolution of .1 
degrees which is sufficient for thick oxide studies. However, a small 
phase angle uncertainty of .1 degree can cause an appreciable error in 
the capacitance and conductance data of thin oxide devices. For example, 
this uncertainty produces a capacitance reading consisting of two com- 
ponents as illustrated in Fig. 10: 
C = C cos 0'+ G/u) sin 0' (3.2.10) 
where   C = measured capacitance 
C = device capacitance 
Gfo}- device conductance 
0 = ft/2 - 0 = capacitance phase error 
For thick oxides, G/u>«C, and equation (3.2.10) reduces to 
Cm = C cos 0'. (3.2.11) 
This is illustrated in Fig. 10A and corresponds to G/UJ  =0 
in Fig. 9. Thin oxide devices produce large conductances causing a 
22 

Fig. 10A Measured capacitance for an arbitrary lock-in 
phase setting error and zero device conductance. 
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Fig. 10B Measured capacitance as a result of device con- 
ductance and an arbitrary lock-in phase setting 
error. 
24 
discrepancy between measured and device capacitance  Assuming 0 m 
.1 in equation (3.2.10), a 1% error in the capacitance reading occurs 
for (G/UJ )/C - 7. The phase error, therefore, limits the applicability 
of the lock-in system to devices where (G/co ) / C < 7. 
3.3 Radiation Exposure 
After preirradiation measurements the samples were exposed 
to a uniform C  radiation source. The dose was 10 rads and the dose 
o 
rate was a constant 1 Mrad/hour. All devices were irradiated under 
zero applied bias and at roam temperature. 
Post irradiated data were measured within a five hour period 
to reduce any undesirable annealling effects. 
25 
4.0 Results and Discussion 
Irradiated MOS capacitors display an increase of positive 
oxide charge and surface states. The dependence on substrate dopants 
and oxide thickness is discussed in sections 4.1 and 4.2 respectively. 
4.1 Influence of Substrate Dopant 
The low frequency (100 Hz) and high frequency (1MHz) C-V 
curves far the various P-doped capacitors before and after irradiation 
are shown in Figs. 11-14. All post irradiated capacitance curves 
shifted towards a mare negative bias indicating trapped positive oxide 
charge. The preirradiated 100 Hz c-V curve exhibits little dispersion 
and the 1MHZ curve is slightly distorted. A large dispersion, however, 
is noted in the post irradiated C-V curves, and the 1MHz C-V curve 
vividly displays a large distortion in the depletion-weak inversion 
region. These alterations indicate an appreciable increase of surface 
state density. 
A possible influence of the substrate dopant on the oxide 
charge build-up is evaluated by defining an effective oxide charge 
density difference 
A,W - ""^a^fb, (4.U, 
where 
AN  ■ effective oxide charge (cm ) 
q  = electronic charge 
^
Vfb = vfb (o radsJ-Vfb (106rads) 
VjL = flat band voltage 
26 
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rcvj 
The 3MHz signal was assumed to be of high enough frequency such that 
the surface state capacitance was negligible. The flatband voltage was 
calculated by resolving the flatband capacitance and noting the bias 
voltage 
Cox 
C(V„ )= °f  ' (4.1.2) 
l-KK^ecKTA^^CVt^N^) 
where 
C  = oxide capacitance 
t  = oxide thickness 
ox 
k = silicon permittivity 
k = relative permittivity of oxide 
^6 = perndttivity of space 
K = Boltzman's constant 
T = temperature *TC 
N = substrate doping density 
C^ was determined as the measured device capacitance in strong accumu- 
lation. The substrate doping density is given as 
N 
1 
N = 7.45 x 104 x ln - 23.43 (4.1.3) 
O Of 
t 2fc/c . -V 
ox ^ ox' mm j 
where 
C . = high frequency ndnimum capacitance. 
N is determined by assuming an approximate value of doping 
and iterating equation (4.1.3). 
The increase in effective oxide charge density, N , under 
irradiation is summarized in Table 2. N  increases with oxide thick- 
ox 
ness, t . The small variation in N  among the samples is probably due 
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to differences in t  and cannot be attributed to the substrate dopants. 
ox 
Berglund's low frequency capacitance technique and Nicollian 
and Goetzberger's conductance technique were used to determine the sur- 
face state density which are given in Table 3. The surface state dis- 
tributions for the various doped substrates are shown in Figs. 15-17. 
Post irradiation data indicates for all samples an increase in surface 
state density of approximately an order of magnitude. The location of 
the peak state density before and after irradiation does not change 
significantly. The results of the capacitance and conductance techni- 
ques corroborate each other for Al and Ga samples. Conductance data 
were not taken for the B or In silicon. 
These results indicate the influence of the substrate dopant 
on oxide charge and increase in surface states is minimal. 
4.2 Influence of Oxide Thickness 
Oxide thickness effects both the oxide charge and surface 
state density induced by ionizing radiation. The measured samples 
varied in oxide thickness frcm 20 A to 1500 A. The substrate dopant 
was Boron and the front contact Al. 
Contrary to the thick oxide discussed in section 4.1, the post 
irradiated thin oxide capacitor characteristics exhibits little or no 
distortion in both high and low frequency C-V curves and little parallel 
voltage shift as shown in Fig. 18. Both the high and low frequency G-V 
curves did not increase in magnitude or shift position with irradiation 
as shown in Fig. 19. These facts indicate a minimal increase in surface 
state density and oxide charge for the irradiated thin oxide capacitor. 
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The lack of induced oxide charge is a consequence of the thin oxide which 
allows holes to drift or tunnel easily in or out of the oxide. 
14 C3iu et. al.  reported the O/Si ratio for thin silicon oxides 
substantially decreases from a normal value of 2 to less than .4. The 
excess silicon in the oxide can, according to Revesz's model, decrease 
the amount of Si-0 rings. This reduces the density of available oxide 
hole traps. But further investigation is necessary to qualify this 
hypothesis. A simple model is now proposed to explain the oxide charge 
15 increase in irradiated thick oxide capacitors. 
The essential voltage across the oxide under zero applied bias 
is the metal work function difference 0    . With an Al front contact and 
ms 
a P-doped substrate, 0= -1 volt corresponding to a net oxide voltage 
of +1 volt. Holes are trapped in the irradiated oxide forming a space 
charge region. This region grows until a steady state condition prevails 
and the field across the oxide approaches zero. Assuming a uniform tra£? 
density, the space charge thickness is given as 
where 
d = (2 €siD  V/qNt ) h, (4.2.1) 
V   = net oxide voltage 
N.   = oxide trap density 
q   = electronic charge 
£g.0 = permittivity of Si02 
The oxide space charge induces an image charge in the silicon 
substrate and front metal electrode. The charge induced in the silicon 
is 
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Qs - -q • /      *«-*   Nt dx (4'2'2) 
OK 
Equation (4.2.2) yields 
-Q = qN.  d (1-    d ) (4.2.3) 
s    t       Y~t 
ox 
For thick oxide capacitors the space charge width is small compared to 
t.  and equation (4.2.3) reduces to 
OK 
-Qs= qNt- d 
When the applied bias is positive most of the positive space charge 
forms near the Si-Si02 interface as shown in Fig. 20. Thus, assuming 
that most of the oxide charge images itself in the substrate, a plot 
of N , vs. t  is obtained from equation (4.2.3); 
ox    ox 
qN   = qN, • d • (1-   d ) 
^ ox   ^ t        «——r 
2 OX 
As shown in Fig. 21, good agreement is obtained for oxide thickness 
O IP    —9 O *1£ 
greater than 100 A assuming N = 2.2 x 10  cm  and d = 160 A. 
o   ** 
Deviations for t  100 A are caused by tunnelling or changes in the 
stoichiometry of the oxide. 
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5.0 Conclusion 
An investigation of the influence of substrate dopants and 
oxide thickness on the radiation damage of MDS capacitors has been 
presented. The substrate dopants have negligible influence on the 
positive oxide charge buildup or increase of surface state density. 
Oxide thickness, however, does vary the amount of stored oxide charge 
and for thin oxide capacitors, (t < 100 A), little increase in sur- 
face state density is noted. 
Future work should explore the effects of diffused front 
contacts on radiation harden properties of the Si-SiCX, interface. The 
oxide trapping process needs more investigation to confirm present 
speculations. 
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TABLE 1. SAMPLE FABRICATION DATA 
MOS Si DOPANT DOPANT CQJC HFB ^ 
SAMPLE CONCENTRATION (pf) (Pf) (A) 
B-3 p<lll> BORON 2.1 X 1016 84 75.5 831 
Al-4 p(lll> ALUMINUM 1.7 x 1016 70.5 63.8 991 
In-5 p(lll> INDIUM 17 1.2 x KT' 70 67.0 1006 
Ga-2 p(lll> GALLIUM 17 1.7 x 10x/ 49.9 49.5 1371 
E-361 p<lll> BORON 1      x 1016 133 — 40 
TABLE 2. PRE AND POST IRRADIATED FIATEAND VOLTAGE AND CHANGE IN 
EFFECTIVE OXIDE CHARGE DENSITY 
M)S        ,& Vfb « . 
SAMPLE    (10° RADS) (O RAPS)    (x 10~an" 
B-3 -10.6 -4.5 14 
Al-4 -21.4 -5.5 31.6 
In-5 -22.5 -6.1 34.3 
Ga-2 -30.6 -6.2 37.7 
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TABLE 3. PEAK SURFACE STATE DENSITY AND ENERGY POSITION 
BEFORE AND AFTER IRRADIATION 
MOS 
SAMPLE 
N 
ss PEAK 
0 RADS 
(x lO1! can"2 
10 RADS 
ev" -1) 
E PEAK - 
0 RADS 
- E 
V 
10 6
 RADS 
B-3 3.2 18.7 .33 .41 
Al-4 * 70. * .41 
In-5 2.6 63.2 .41 .45 
Ga-2 4.0 93.0 .31 .24 
* NO DISTINCT PEAK WAS OBSERVED 
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Appendix A 
Calculation of Surface State Density 
The surface state density was determined by measuring the 
C-V and G-V data. From these,'the surface state capacitance C  and 
Sb 
surface state density N  was found: 
ss 
N =C    (cm"2) (A.l) 
ss ss 
q.A 
where q is the electronic charge and A is the area of the MDS capacitor. 
The parallel capacitance and conductance for a single level state is 
(see Fig. 4B). 
C=Css (A. 2) 
2 2 l+0> T 
G=Css tU)2 (A. 3) 
2 5" 
1+Co Z 
where U) - the radian frequency and X. ~ tne time constant. 
C and G are not directly measured but obtained from the 
device impeadance Z : m 
Z
m=    1 (A. 4) ;£E+G-— J    m m 
where    C = measured parallel capacitance 
G = measured parallelcconductance 
Substxating the oxide impedance from equation (A. 4) yields 
the equivalent capacitance and conductance of the substrate: 
1=1-1        * 4A.5) 
+ (A)C_+GL .cJC +G   .0)C DPP Dm m  3  ox 
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where           C = 
P 
C__+     Css SC —.     -5 *• 
G = CssV2Z «© 
P ±+L)2t2 
Solving equation (A. 5) fCB 
quantities vie! Ids: 
CD* <«> ^ fox^ 
:m)- G2 m 
P 
^
2(CoxV m 
G = <AA 
P 
ox   m       m 
(A.6A) 
(A.6B) 
(A.7A) 
(A.7B) 
Several techniques have been developed to extract C  from 
ss 
17 18 
equations (A.6A) and (A.6B).  Terman's  and Gray and Brown's  tech- 
niques were not utilized here. These techniques have limited accuracy 
and require graphical differentiation. Berglund's low frequency and 
Nicollian and Goetzberger's conductance techniques do not have these 
disadvantages and were, therefore, successfully applied in determining 
radiation induced changes in surface state density. 
In applying Berglund's technique, it is assumed for high 
frequencies (3MHz) the surface states do not follow the applied signal 
and,therefore, do not contribute to the small signal capacitance. This 
is equivalent to t~oo in equation (A.2). The device capacitance is: 
_L- = JL + JL fr-8* 
nf     ox     sc 
At sufficiently low frequancies ( < 100 Hz) all surface 
states are assumed to respond which is equivalent to ?=o in equation 
(A.2). The device capacitance is: 
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(A. 9): 
1       1 1 (A.9) 
c1<: = c   +  c +c If      CK       sc ss 
C  is determined by eliminating C  from equations (A. 8) and 
SS Sv 
css = °lf - Sif (A.10) 
1- Clf/C l-Sif/C 
'ox        ' ox 
The surface state density is calculated from equations (A.l) 
and (A. 10): 
N
 s =   _L_           Clf           - °hf                                (A.ll) 
Aq
       l^lf/C^ l-°Tif/e CK 'OX 
Berglund has shown that the surface potential as a function 
of applied bias is obtained from the low frequency capacitance measure- 
ment: 
(A. 12) 
where K=constant of integration and is chosen such that the surface 
potential at flatband is zero. This method is adequate when the dis- 
persion at flatband between the high and low frequency capacitance 
curves is small. 
Nicollian and Goetzberger's technique obtains C  from equa- 
SS 
tion (A.6B) by noting for U)tL =1 the G/Q)  vs. curve peaks. Thus: 
Css = 2* {%/W ] maK (A'11) 
The surface state density is obtained from equation (A.l): 
N  = 2:.(Gp/u))max ^u) 
88
  q3  
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The single level state from which equation (A.6B) was de- 
rived is valid only for the weak inversion region where the minority 
carrier concentration greatly exceeds the majority carrier concentration. 
For the accumulation and depletion region, equation (A.3) is modified 
to include statistical variations in surface charges and ionized impuri- 
ties and to account for a continium of interface states. These consid- 
erations lead to the following equations: 
where 
V" Uc ■ I * Nss (2 •"■ <«W> > "* X *ax      <A-13' 
1
max= /   exp(-(Z+Ym)) In (1 + exp (2Ym)) dS*s 
-2% 
Y
m= *,-  ^s+ln 2-5 
*^ = bulk potential 
cj" = standard deviation of surface potential 
caused by fluxuations of surface-charges 
6~B = standard deviation of surface potential 
caused by f luxuat&ons of ionized acceptees 
jf = average surface potential 
These two techniques were utilized in determining the effects 
of ionizing radiaiton on surface state densities. 
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Appendix B 
Lock-In Amplifier Operation 
The lock-in amplifier measures the phase and amplitude of an 
unknown signal with respect to a reference signal. The d.c. output is 
directly proportional to the phase difference between the unknown and 
reference signals and thus allows measurement of the capacitance and 
19 
conductance of a MDS capacitor. 
A simplified block diagram of a typical lock-in amplifier 
is shown in Fig. 22. The reference signal 
V-^t) = Ajoos U>Qt (B.l) 
is amplified and a phase angle 0 introduced by the phase shifting net- 
work such that the input to the Schmitt trigger is 
V2(t)=A2Cos (&/Qt + 0) (B.2) 
where 
A_ = A-,   x  (gain of the input amplifier) 
The Schmitt trigger produces a square wave of uniform amplitude and 
with the same period and phase as V-ft): 
V3(t) = 1, 0<6/t < 0 +  7T/4 (B.3) 
-1, 0+  TT/4 < u)t < 0f3 IT /4 
If GH-3^ /4<Ldt < 0M-2TT 
The gated signal V-(t) is applied to the phase sensitive detector 
along with the amplified unknown signal V. (t). 
The output signal of the detector is 
V6(t) = V3(t) . V4(t) (B.4) 
50 
T P-i 
H 
P 
O 
^ • 
w o 
M ■ 
Pn o 
M 
• tJ 
O P-i 
• X o < 
Pi 
O pi 
H Pd 
< M 
P Pn Is M 
W HJ 
H AJ 
EH S 
< < 
I 
H 
P 
S5   l-l 
M   CO 
1 
H Pi 
H W 
I-H O 
§ O M 
CJ Pi 
co H 
O 
2: S4 
h-i PS 
WHO 
co P^ rs 
<  M H 
P-i CO S5 
Pi 
o pi 
EH H 
< n 
p Pn 
Z M 
W i-J 
H P-. 
EH £ 
< < 
I 
3 
51 
w o 
P^ M 
W CO 
Pi 
where 
v.(t) = B   cos (CO t + e) (B.5) 
4 O 
■/ 
(G/LO)    + (C )      x    (gain of the input amplifier) 
m 
0= tan"1 (Cj/tt^/to)) 
The output signal is equivalently expressed as 
Vg(t) = V?(t) . V8(t) (B.6) 
where 
V?(t) =  1, 0<wt <1T/4 (B.7) 
-1, 7T/4<u/t< 37T/4 
Vg(t) = A casCJt  . cos (©-0) - A sin&tsin <$9-0)    (B.8) 
The phase sensitive detector converts only that part of the 
unknown signal which is synchronous with the grated reference signal 
into an analog output. The non-coherent remainder is not in the pass- 
band of the d.c. amplifier and, therefore, attenuated. 
The Fourier transform of equation (B.6) is: 
Fc(   ) = A.l cos (e-0) 2T ^  sinOvrr/2) 6
     T F^ ^b   (AT/2) 
( £ (CJ+ U)Q -nCOQ) +     $ <^" % "n^ 
+A . £ sin(9-0) 2£x (B.7) 
2        T 
+oo     v 
"5T  sin 
n=-oo 
i(Q7T/2)  ( $"(&/+^ Q -n to*Q) - i(U-Cu0 -n6oQ)) 
The d.c. amplifier passes those signals for n=+l. The Fourier trans- 
form of the output signal is, therefore, 
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F (00)  = A . cos(©-0) ' $ (10  ) (B.8) 
where K as been set to unity. 
The inverse Fourier transform of equation (B.8) yields V 
which is directly proportional to the phase difference between the 
unknown and reference signals and magnitude of the input signal: 
V = A.. cos (0-0) (B.9) 
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